The reduction in computer-chip feature sizes has been fueled over the years by a continuous decrease in the wavelength of light used for chip patterning. Recently, this trend has been threatened by the unavailability of lens materials suitable for wavelengths shorter than 193nm. To circumvent this roadblock, a reflective technology using a significantly shorter extreme-UV (EUV) wavelength (13.5nm) has been under development for the past decade. This dramatic wavelength reduction was required to compensate for optical design limitations intrinsic to mirrorbased relative to refractive-lens systems. However, with this decrease in wavelength come a number of new challenges that include developing sources of adequate power, acquiring photoresists with suitable resolution, sensitivity, and line-edge roughness characteristics, and fabrication of reflection masks with zero defects.
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While source power development can proceed in the absence of exposure tools, for progress to be made in the areas of resist and mask development it is crucial to have access to advanced exposure tools with resolutions equal to or better than those expected from the initial production tools. However, these advanced development tools need not have full-field capability. In addition, implementing such tools at synchrotron facilities allows development independently of reliable stand-alone EUV sources. One such tool is the SEMATECH Berkeley microfield exposure tool (MET). 1 Its most unique attribute is its use of a custom-coherence illuminator, 2 made possible by the MET's implementation on a synchrotron beamline. 3 With only conventional illumination and binary masks, the resolution limit of the 0.3 numericalaperture (NA) optic is approximately 25nm. However, with EUV not expected in production before the 22nm half-pitch node, even finer resolution capabilities are now required from development tools. The SEMATECH Berkeley MET's customcoherence illuminator allows its use with aggressive modified illumination, enabling k 1 factors as low as 0.25, where the lithographic resolution of an exposure tool is defined as k 1 λ/NA. This would yield an ultimate resolution limit of 11nm. To achieve aerial-image resolutions below 20nm while avoiding forbidden pitches on Manhattan-geometry features with the centrally-obscured MET optic, 4 
a 45
• -oriented dipole pupil fill is used. Figure 1 shows the computed aerial-image contrast as a function of half pitch for a dipole pupil fill optimized to print down to a 19nm half pitch. This is achieved with relatively uniform performance at larger dimensions. Using this illumination, printing down to a 20nm half pitch has been demonstrated in chemically amplified resists, as shown in Figure 2 . 4, 5 The SEMATECH Berkeley MET plays a crucial role in the advancement of EUV resists. Its unique and programmable coherence properties enable it to achieve higher resolution than other EUV projection tools. Over the past year, the tool has been used to demonstrate resist resolutions of 20 half pitch. Because the Berkeley MET is a true projection-lithography tool, it also Continued on next page plays a crucial role in advanced EUV mask research. Examples of the work done in this area include defect printability, mask architecture, and phase-shift masks. To support future learning at the 16nm half-pitch node and below, planning is now underway to upgrade our exposure capabilities to NA = 0.5, bringing the resolution limit down to below 8nm.
